. However, the extension of both techniques to higher frequencies has been delayed due to many problems.
One promising approach for the implementation of high-frequency filters is the switched-capacitor technique.
Recently a switched-capacitor bandpass filter at the center frequency of 260 kHz has been designed which has shown excellent performance [3] . Another switched-capacitor filter with low-pass characteristics was reported at a roll-off frequency of 2.8 MHz [4] , One major drawback to this approach is the requirement of continuous-time prefilters to band limit the input spectrum to reduce the aliasing effects. Another problem peculiar to the implementation of high-frequency switched-capacitor filters is that due to settling time limitations in state-of-the-art operational amplifiers, the extension of this technique to higher frequencies requires the lowering of the ratio of clock rate to the center frequency of the filter which brings about the necessity of higher selectivity y of the antialiasing prefilters. As mentioned earlier, the main building block for. ladder type active filters is an integrator. In this section the frequency response of an integrator and its effect on the filter behavior is studied.
In Fig. 2 The first term is equal to the phase lead at the unity-gain frequency in radian and the second-term corresponds to the excess phase. Note that as CJOis increased, the excess phase term becomes larger. is the quality factor of the filter. phase lead and excess phase at the unity gain frequency of the integrators, which results in phase error cancellation at this frequency. The frequency response of the filter in this case is very close to the ideal case.
These considerations suggest that it is very desirable to design the integrator in such a way that the two phase error components cancel each other right at the unity-gain frequency. However, the dependence of the two phase error tates an upper limit for the maximum Q of the filter. This will further, be explored in Section VI.
B. Integrator Design
An RC integrator is typically constructed of a multistage operational amplifier connected in the feedback configuration, as shown in Fig. 4 . In the previous section, it was shown that the frequency response of high-frequency filters is very sensitive to extra phase-shift in the integrator. The high-frequency poles of the multistage operational amplifier tend to contribute large amounts of excess phase causing large error in the filter response. An important objective, then, is to design an integrator with preferably no nondominant poles. where gm(Ml j, is the transconductance of the input transistors and dintg corresponds to the integrating capacitor. It is evident that 00 is process dependent and can be controlled through g~<~,,, by varying the drain current of the input transistors through VCO~t,O1.
The quality factor of this integrator Q,~,g, is found by using (2). The first term is derived by finding the dc gain of the integrator. The second term is estimated by finding an effective nondominant pole Pze,,ec,lve for the integrator. 'The dc gain is found to be g. (Ml , 2) a= go + goload (,+s1,2) 
where got~l~~and go,oa~are the small signal output conductance of tbe input transistors and the load transistors. Assuming that the output resistance of the load tmnsistors is much larger than the output resistance of the input transistors, and by substituting for g~f~l,,)
gain is found to be 
where A is the channel-length modulation coefficient. In practice X is estimated from experimental data and is inversely proportional to the channel length. Here, for simplicity, a new parameter f3 is introduced (6) where 0 is in gives
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Note that the integrator effective nondominant pole is at a much higher frequency than for a typical operational amplifier type integrator. Substituting from (7), (8), and (9) in (2)
. CILj
Here it is assumed that the Q of the integrating capacitor is much larger than the other components quality factor and can be neglected, which is usually the case. The above equation shows that the excess phase shift due to this phenomena is proportional to L~M1,2), whereas the phase lead due to the finite dc gain is proportional to l/1(~1,2).
From this, the conclusion can be drawn that, for a wellcharacterized well-controlled process, an optimum input transistor channel length can be chosen for first-order phase error cancellation at a given frequency, which makes the realization of high-Q filters possible. The optimum input channel length will be derived in the next section.
Inspecting the differential mode half circuit, it can be seen that there is a feed-forward path between the input and the output through the Cgd of the input transistor (a right-half plane zero). In the next section, it will be shown that connecting the integrators in a resonator configuration results in the disappearance of the right-half plane zero.
C. Resonator Design Considerations
In Fig. 8 It can be shown that for an MOS transistor operating in the saturation region, due to the distributed channel resistance and gate capacitance, the input impedance behaves as a lossy capacitance with a quality factor of [7] The resonator quality factor Q,e, is given
by (12) "NW:%:"' - substituting from (10) and (11) in (12), the resonator quality factor is found to be
It is interesting to note that the phase lag term is cut by exactly half due to the loss in the gate-source capacitances. From the equation above, by equating the two terms, an optimum channel length for the input transistor is found for which the phase error is cancelled 
D. Filter Design
The classical doubly-terminated LC ladder structure was used in the experimental chip described in Section V due to its low sensitivity to component variations (Fig. 9) [8]. The corresponding flowgraph is made of intercoupled resonators which in turn are constructed of integrators. All integrators are chosen to have the same time constant for optimum sensitivity [3]. Using the above integrator to implement the filter requires some extra buffers for both the Q-implementation" and the unilateral coupling paths. To avoid the necessity of buffering and its inherent extra phase shift, the narrowband appro~mation
[9] is utilized to transform the unilateral coupling paths to bilateral ones. This scheme exhibits reasonable passband shape for Q greater than about 4. The realization of a sixth-order bandpass filter using the integrator described above is shown in Fig. 10 . The coupling is implemented through C~and the Q is set by adding' termination devices, which will be discussed latter. The center frequency of the filter is controlled by VCOn,,Ol through varying the transconductance of all input transistors which makes the matching of these transistors critical. The complete schematic of the integrator is shown in Fig. 11 The total output noise power of a typical doublyterminated sixth-order ladder bandpass filter implemented with identical integrators is found to be [7] V2 =Sl(f)int~x$x QxfO. out (19) where S,(f) ,ntg is assumed to be frequency independent, f.
corresponds to the center frequency of the filter, and Q is the quality factor of the terminated resonators which, characteristics, ranges from one to two times the overall Q of the filter. Substituting for S,(f) and fo, the total output noise power is found to be
mtg It can be demonstrated that the same filter implemented with operational amplifier type fully differential integrators of Fig. 12(b) would exhibit four times more output noise power for equal total integration capacitance. This occurs because of the bridge connection of the integrating capacitance as illustrated in Fig. 12(a) .
Since in recursive bandpass filters the output noise power is inversely proportional to the integrating capacitor value, for the above integrator the noise can be drastically reduced by choosing higher values for the integrating capacitors and paying a price in terms of higher power consumption and die area. Whereas in switched-capacitor technique the dependence of the operational amplifier settling time on the integrating capacitance limits the integrating capacitance to relatively small value for high-frequency filters. This in turn makes the achievement of low values of output noise easier in this techniques than in switched-capacitor filters.
IV. CENTER FREQUENCY CONTROL CIRCUITRY
The block diagram of the filter and the center frequency control circuitry is shown in Fig. 13 . The center frequency of the filter can either be controlled externally, or an on-chip PLL locks the center frequency of the filter to an external reference frequency.
The PLL uses an exact replica of the main filter's second-order section instead of the conventional VCO. The phase detector compares the phase difference @ between the input and output of the filter and generates an error voltage v.,,., proportional to this phase differencẽ rO, = Kvtiv:::
where K is the phase detector conversion factor and Vin and v~~are the rms values of the input voltage and the second-order filter output voltage. This voltage is then amplified and used to change the center frequency of the filter in a direction which reduces the difference between the two frequencies. The second-order filter has two outputs. The bandpass output has a 180°phase shift at the center frequency with respect to the input signal. The other output has a high-pass characteristic with a peaking at the center frequency and 90°phase s~ft at this frequency. The fact that the output of the phase-detector is proportional to cos~, makes the high-pass output suitable to be used to generate the error voltage. Fig. 14(a) shows the amplitude and phase response of the second order filter output. In Fig. 14 Note that a significant source of extra phase shift, which can result in instability, is that VCOn&Ol has to drive a relatively high capacitance (in this case, eight current source transistor gates). To overcome this problem, g~~,, must be chosen to be sufficiently high. The fully differential architecture ensures low reference signal feed-through to the output of the filter.
V, EXPERIMENTAL RESULTS
An experimental prototype sixth-order bandpass fiiter with a center frequency of 500 kHz was designed and fabricated. Fig. 16 shows the microphotograph of the experimental chip. A 6pm single-poly n-well CMOS technology was used and the die area is about 4 mm2. In Fig. 17 (a) the overall frequency response of the filter is shown. The detailed passband of the two different outputs of the filter is seen in Fig. 17(b) . The frequency response of the filter is very close to the designed shape and a +10 percent variation in the power supply voltage produced no significant change in the filter frequency response.
The functionality of the PLL is shown in Fig. 18 ; note that the markers are added externally to indicate the reference frequency.
First, a reference frequency at 450 kHz @ applied, the filter frequency response locks to tl@ frequency. Then the reference frequency is changed to 500 kHz, the filter follows this change. The last curve is for a reference frequency at 550 kHz. This corresponds to a 20 percent lock range for the phase-locked loop.
In Table I the results for the sixth-order bandpass filter for 10 V supply voltage is summarized. The total in-band noise is found from Fig. 19 to be about 30 WV rms for a gives a total output noise of 50 WV rms. This is reasonably consistent with the experimental result as most of the noise power falls within the passband of the filter. The center frequency of the filter was controlled externally for the noise measurement.
In Table I , the reference signal feedthrough at the output of the filter is given to be 100 pV rms which exceeds the output noise and degrades the dynamic range by 10 dB. The relatively high reference signal feedthrough is partly due to the fact that for debugging purposes some extra nodes were connected to bonding pads which increased the parasitic couplings. Another reason for this is due to some asymmetry in the filter layout. The power supply rejection for both supplies is measured from Fig. 20(a) and Fig. 20(b) and is better than 35 dB. It is believed that a perfectly symmetrical layout and better component matching should improve both the power supply rejection and the reference signal feed-through. VI.
CONCLUSION
To conclude, the capability of this technique in a scaled technology is projected. As was mentioned earlier, the Q of the integrator, due to phase error components, is process dependent and the error in the filter passband is propor- 
